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ABSTRACT
IEC-61000-4-2 compliant ESD discharges are performed on a microcontroller.
The effect of ESD-induced noise on a digital system having a workload is
examined. UART interface present on-chip is used for memory and register
readout. Hardware voltage monitors developed previously are included in
the design to report the on-die supply noise. A correlation between the
voltage disturbance and soft errors induced is identified. The threshold for
such disturbances is found. The results are validated across multiple chips.
Memory elements are found to be more immune than registers.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
MCUs are used in diverse areas. Automobiles, medical care and more recently
the IoT space heavily rely on them to automate certain tasks and aid in data
collection and processing. ESD currents reaching the vulnerable pins of the
MCU threaten its normal operation. The damage caused by electrostatic
discharges is not limited to hard failures but may also lead to soft errors.
For powered units, soft errors are observed prior to the hardware failure
threshold. Although these errors are temporary and can be corrected by a
power cycle, they can pose a severe threat to critical systems. Data integrity
is also in question if such failures do occur.
For system-level design, the SEED methodology [1] dictates certain re-
quirements that help attenuate the damaging current pulses before they reach
the internal protection on the IC. Although a good system-level design guar-
antees that minimal current enters the IC [2], application-level errors are still
observed in commercial products.
Commercial controllers are usually equipped with timer chips, headphone
jack, external memory and army of IO interfaces which include USB and
HDMI ports. This makes both the board-level design and on-chip ESD pro-
tection challenging. With so many vulnerable aspects of the end product,
how we can best protect the system remains to be answered. This work tries
to provide data and certain methodologies to address some of these questions.
Hardware and software co-design has been shown to solve system-level
ESD issues [3]. Such studies have been restricted to small designs. Decreasing
supply voltage and ever-increasing integration of several products both at die
and board level further necessitate this study.
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1.2 Prior Work
Soft failures have been shown to be associated with supply noise and ground
bounce. The non-common mode noise between VDD and VSS was shown to
be the cause of register data corruption [4]. When a signal pin is zapped,
ESD current returns to the board ground via the various power and ground
pins. QFP packages, being cheap, are widely used in many products. In-
ductance (self or mutual) is not only associated with that of the bond wire,
but also with the current loop. As current always takes the path of least
impedance, the on-chip route beginning from the physical pin and travers-
ing through all the ESD elements tends to be of higher impedance in such
packages compared to flip-chip assembled packages. This in turn produces
Ldi
dt
supply fluctuations whenever there is a sudden change in current drawn.
The challenge now is creating loops of smaller area so as to reduce the over-
all inductance associated with the loop. IO pad placement may also play a
considerable role in determining the inductance.
This work builds on these ideas and presents soft failures both in mem-
ory and registers from the consumer point-of-view. Using transient event
detectors to identify the most affected of the IO pins during a discharge can
expose vulnerability in board-level design [5, 6]. There is very little research
that studies the higher-level manifestation of ESD-induced soft failures [7].
Here the aim is to study the relationship between an ESD event and its logic-
level symptoms in a microcontroller having a workload. This could help one
determine the approach that should be taken to mitigate these errors. The
mitigation of soft errors can then be addressed through board-level design,
on-chip protection network, RTL or software routes [8].
1.3 Thesis Overview
In Chapter 2, a brief description of the test chip will be presented. The pad
ring design and the on-chip ESD protection elements will be discussed. The
designs of various hardware monitors included on the test chip are explained.
In Chapter 3, measurement results of the monitors and memory readout
though UART are examined. The voltage monitor readings and the soft
errors induced are corroborated.
2
CHAPTER 2
DESIGN OF EXPERIMENT
2.1 Test Chip
A semi-custom test chip was fabricated in a 130 nm technology. It includes
an MCU core that was synthesized using the RTL of the openMSP430 [9].
OpenMSP430 replicates many of the features of the commercial 16-bit Texas
Instruments MSP430. The circuit was synthesized for a main clock frequency
of 100 MHz at 1.2 V. A second clock at 32 kHz is used for GPIO communi-
cation. The synthesis was completed using ARM standard cells.
The microcontroller’s CPU follows the Von Neumann model. It has 27
instructions in its ISA with an interconnected 3-state instruction pipeline
for instruction decoding. The core incorporates sixteen 16-bit registers, four
of which serve as the program counter, stack pointer, status register and
constant generator. The remaining registers are general-purpose registers
(GPRs) [8].
On-chip memory consists solely of SRAM. RAM cells were also designed
using the ARM compiler. The program memory (PMEM, 4 kB) stores pro-
gram instructions while the data memory (DMEM, 1 kB) stores the results
of the instructions. The contents of the PMEM cannot be modified once
loaded. There are three pad cells for each of VDDIO, VSSIO, VDD, and
VSS, equally spaced along the edge of the chip. A standard tri-state buffer
was used as a driver in all input, output and I/O cells. Level shifters were
used in translating signals from the IO to the core domain and vice-versa.
Each input cell contains a Schmitt trigger [10] to enhance noise immunity.
Schmitt trigger circuits for the external clocks, DCO-CLK and LFXT-CLK,
are sized to maintain the input duty cycle. Special attention was given to the
Schmitt trigger for the clock IO. Duty cycle of 50% was achieved across PVT
in post layout simulations. The amount of decap on chip greatly affects the
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Figure 2.1: The decoupling capacitor used had a thin oxide gate for the
VDD domain.
supply noise observed. A decap of 917 pF was used to so that the induced
noise should be of comparable amplitude to that in commercial chips. The
structure of the decap is shown in Figure 2.1. The reset line is heavily fil-
tered on board with an additional 10 ns RC filter on chip to minimize system
resets from coupled noise. Two IO cells, labeled ZAPIO1 and ZAPIO2, are
configured as external pins that are ESD stress points. These two IO cells
are non-functional, i.e., they do not communicate with the core.
The ESD network for each cell entails a primary dual-diode protection.
GGNMOS is used for secondary protection. CDM protection is provided
by including a 285 Ω resistor. Each VDD [VDDIO] supply cell contains an
active rail clamp with a single-stage trigger circuit; the trigger circuit was
designed to respond to power-on ESD. The ESD protection for each supply
domain was designed to handle 8 kV HBM.
4
The top-level view of the IC is shown in Figure 2.2. The original MSP430
from TI provides a serial debug interface to allow in-system software debug-
ging. In that case, the communication with the host computer is typically
built on a JTAG or Spy-Bi-Wire serial protocol. However, the global de-
bug architecture from the MSP430 is unfortunately poorly documented on
the web (and is also probably tightly linked with the internal core micro-
architecture).
A custom UART module has therefore been implemented for the open-
MSP430 RTL. The communication with the host is done with a simple two-
wire cable connected to the UART. The debug unit provides all required
features for debugging including:
• CPU control (run, stop, step, reset)
• Software and hardware breakpoint
• Hardware watchpoint
• Memory read/write on-the-fly (no need to halt execution)
• CPU registers read/write on-the-fly (no need to halt execution)
For additional debugging a scan chain was also included in the design to
read the data from the registers even if the application crashes. The chain
is used to read out and reset registers between IEC discharges, which allows
for the detection of ESD-induced bit flips.
2.2 Voltage Monitors
There are four types of voltage monitor on chip:
• HVOV: Over-voltage monitors for the IO supply
• HVUV: Under-voltage monitors for the IO supply
• LVOV: Over-voltage monitors for the core supply
• LVUV: Under-voltage monitors for the core supply
5
Figure 2.2: Chip layout view. MB0 and MB1 specify monitor bank 0 and 1,
respectively.
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Figure 2.3: Architecture of the over-voltage (OV) and the under-voltage
(UV) monitors
As discussed before, supply noise is a leading cause of soft errors. The
banks MB0 and MB1 depict the locations where the voltage monitors are
housed. It is difficult to monitor the on-chip supply voltages with external
equipment, without introducing invasive measurement techniques. Although
there are indirect methods of examining the supply voltage [11, 12], they
usually require a “Clean/Quiet” supply. Such supplies are not available dur-
ing an ESD event. Peak samplers [13] are as shown in the Figure 2.3. They
are intended to sample the maximum and minimum potential differences be-
tween a supply net and its reference during ESD, and provide a readout of
those values following the ESD event. This is a difficult task because, during
ESD, it cannot be assumed that the power supply is adequate to power active
devices within the core. Further, since various supplies are used, monitors
have to be tailored to each supply domain. The monitors fall into two cate-
gories: under-voltage and over-voltage. Under-voltage monitors are intended
to sample and hold voltages that are lower than the nominal supply volt-
age. Over-voltage monitors are intended to sample and hold voltages that
are greater than the supply voltage.
In both cases a capacitor is used to store an analog voltage during an
ESD event, and upon power-supply recovery an asynchronous flash analog-
to-digital converter (ADC) is used to store that value digitally until readout
can occur at a later time. There is an IO voltage version and a core voltage
version of each monitor.
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2.2.1 Under-Voltage Monitors
Figure 2.4 depicts under-voltage monitors which have a sampling front end.
These monitors utilize a simple diode-capacitor chain to sample the voltage
on the supply and store the peak value for future readout. In this case the
peak is a negative peak with a DC offset equal to the nominal supply voltage.
The capacitor voltage starts at the quiescent voltage due to leakage through
the diode. During ESD, if a negative peak on VDDIO is large enough to
forward-bias the diode, the capacitor will begin to discharge through the
diode and the capacitor voltage will drop. If VDDIO subsequently begins
to rise, the diode will become reverse biased and the lower voltage will be
maintained on the capacitor. However, there is a slight capacitive coupling
Cds of the storage node when the supply begins to rise. The capacitor is an
NFET in an N-well with N+ drain and the source shorted together. If the
capacitor is placed in the P-substrate, a parasitic PNPN would be formed
between VDD(IO) and VSS(IO) nodes of the under-voltage monitor. Since
this chip is used for ESD testing, there is real possibility of latch-up. Hence
the NCAP was placed in an iso-pwell to avoid this structure.
The diode of the sample and hold can be realized using a simple diode-
connected transistor. In order to let the capacitor track the negative peak of
the supply voltage closely, the threshold voltage (Vt) of the diode-connected
transistor must be minimum. Hence, the diode was realized using a diode-
connected PMOS to keep the Vt minimal. There is the beneficial body effect
that one obtains in this configuration during an under-voltage, as the source
is at a higher voltage than the body leading to a negative VBS. The source
body diode is also forward biased, allowing the discharge of the capacitor
node. As we deal with only positive voltages at the storage node, the NCAP
is biased into accumulation. This allows us to obtain maximum capacitance
per unit area. Native transistors were observed to provide a more accurate
tracking; however, such transistors were not implemented in the test chip
due to time constraints. For the VDDIO domain, for reliability concerns, a
thick-gate MOS was used for the front-end sampler.
A flash ADC as shown in Figure 2.5 is used for the digital readout. The
comparator blocks comprise a simple 5-pack amplifier (current mirror PMOS
load with NMOS input) followed by an inverter. References for these com-
parators were generated using a resistive ladder with filters on each node
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Figure 2.4: Sampling front end of the supply monitors: A) under-voltage,
B) over-voltage
[13], thus providing relatively clean voltages in the midst of an ESD event.
Bandgap references [14] were explored as an option, but were later discarded
due to their inability to recover quickly during an under-voltage as shown
in Figure 2.6. The bandgap does provide a stable reference during an over-
voltage with adequate filtering. This very fact makes them rather sluggish in
recovering from supply voltage fluctuations. During an under-voltage when
a quick recovery is required they fail to match the settling time of the resis-
tive ladders. Although the resistive ladder is tightly coupled to the supply,
recovery time is more important here. As ESD is a large signal phenomenon,
it is most efficient to use a simple resistive ladder in order to generate the
references for readout. If one insists on using an accurate PVT invariant
reference, the design of the comparator has to be significantly modified to
sample VC after a delay.
2.2.2 Over-Voltage Monitors
In the over-voltage monitors, diode polarity has been flipped relative to the
under-voltage monitors as shown in Figure 2.4. In this case the quiescent
voltage across the capacitor is still 3.3 V, but if VDDIO rises high enough
during an ESD event, the diode will become forward biased and charge the
capacitor to a higher voltage. Similar to the under-voltage monitors, low
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Figure 2.5: Under-voltage monitors with flash ADC for digital readout.
OUT refers to the individual bits in the output code generated [13].
Figure 2.6: Simulation indicating bandgap reference voltage did not recover
fast enough (both filtered and unfiltered) to provide an accurate reference
to the voltage monitors. Here, the VDDIO dips for a second time for about
0.7 µs. The bandgap circuit response is shown in blue and it doesn’t
recover until well after the disturbance has passed. Addition of an RC filter
to the bandgap node to reject fast transients, indicated in yellow slows it
down even further. Whereas the resistive ladder indicated in black, settles
rather quickly as pointed by the arrow.
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Figure 2.7: Test structure containing voltage monitors
Vt transistors are used to track the peaks closely. Diode-connected PMOS
was not used in this case as the parasitic PNP would inject charge into
the substrate. However, the diode-connected NMOS with a grounded body
would suffer body effect as the body-source diode is forward biased. In order
to safely tie the body of the diode-connected NMOS to VDD(IO), it had to
be placed in an isolated pwell. The Deep-N was tied to VDDIO in both types
of these monitors in both the domains.
A flash ADC that references VDDIO would not be able to provide a digital
readout for the capacitance voltage which is greater than VDDIO. Thus the
voltage at the capacitor is first resistively divided. A capacitive divider will
not work in this case. This provides a shunt path to discharge the capacitor;
the values of the resistive divider were chosen to be large enough to limit
this effect and preserve the retention time. The over-voltage monitors used
in this test chip had a 3 bit resolution for the VDDIO domain. The resistor
values for both this resistive divider and the flash ADC resistor chain were
chosen through simulation such that OUT1 (Figure 2.3) will be set if the
capacitor voltage rises 0.25 V above nominal (3.55 V) and OUT2 will be set
if the capacitor voltage rises 0.5 V above nominal (3.80 V). Also, the resistor
chain has an NCAP placed at each node. This is done to prevent fluctuations
on VDDIO from lowering these reference voltages during negative VDDIO
swings. Even if the capacitor voltage is smaller than the designed thresholds
for setting the latches, by reducing the reference voltages the comparator
could cause the latches to set erroneously.
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2.3 Test Structures
Figure 2.7 shows the stand-alone test structures added in order to calibrate
the sample-and-hold front end. After the SAH is calibrated, the flash ADC
can be simulated with the voltage transfer curve thus obtained. A source
follower buffer is placed after SAH to drive the probe and scope. The Rx
has to be large (input resistance of the probe) so that the buffer can drive it
easily. A 2.5 kΩ RF probe was used. A smaller size 1 kV rail clamp is added
between VDD(IO) and VSS(IO) to protect the structures from over-voltages.
2.4 Flippers
A flipper is shown in Figure 2.8. It consists of cross-coupled inverters with
asymmetric capacitive load. This circuit is based on the one presented in [15].
The NMOS capacitor in the circuit causes the output to be 1 after power-on
and resets to 0. Hence, this circuit is very useful in detecting brief power
supply collapse. A post-layout simulation is shown in Figure 2.9. A faster
supply recovery should cause a larger displacement current, thus setting it
into the preferred state. After a brief power supply collapse of 350 ps, the
latch is seen to be moving to its preferred state of 1. A typical value of
“bondwire” inductance is around 4 nH [16], and circuit simulations show
that at high levels of ESD a complete supply collapse is possible.
2.5 Rail Clamp
A single stage rail clamp was utilized to meet the HBM target of 8 kV. Time
constant was set to 1µs to support reasonable power-on ramp rates and
latch time. A poly-resistor was added as shown in Figure 2.10. The clamp
triggers at turn-on voltages not much larger than the nominal VDD(IO). An
advantage of using an NMOS bigFET is that the parasitic coupling between
the supply node and the gate of the FET also helps in turning it on. Here,
as shown in the Figure 2.10 the PMOS is six times larger than the NMOS.
A matched drive could also have been used. The switching characteristics of
an inverter with this skewed sizing are plotted in Figure 2.11 and referred
to as original. The addition of the resistor reduces the turn-on voltage of
12
Figure 2.8: Cross-coupled inverter latch (flipper). The capacitors cause its
output to be 1 after power-up.
Figure 2.9: Simulation results for the flipper circuit with tr = 1 ns and tf =
1 ns
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Figure 2.10: One-stage rail clamp with shifted threshold
the rail clamp. Adding the resistor shifts the switching point of the inverter
towards VDDIO. Doing so allows the inverter to switch its state with a
smaller increase of VDD(IO) thus turning on the bigFET. Addition of the
resistor does increase the small signal gain with respect to VDD(IO) when
compared to a rail clamp with the skewed CMOS inverter. The phase margin
is lowered but simulations ensured a reasonable phase margin [17]. Also since
it is a single stage we have considerable margin to begin with. However,
the rail clamp provides a lower gain when compared to the conventional
pseudo-NMOS/PMOS inverters. Doing so hampers the power-off response
only slightly by an increase in the turn-on voltage, which is a small price
to pay to maintain the power-supply integrity during a power-on ESD event
[18]. Power-off and power-on responses converge as the transistors get biased
into saturation. Figure 2.12 depicts a simulation of the TLP characterization
of the clamp.
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Figure 2.11: Adding a poly-resistor shifts the VM of the inverter. Here, the
original refers to an inverter without a resistor.
Figure 2.12: Post-layout simulation of the power-on and -off responses of
the rail clamp to 100 ns pulse width TLP pulses with 10 ns rise time
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Figure 2.13: Top-level view of the board
2.6 Board Design
The top-level view of the four-layer FR4 board is shown in Figure 2.13. In
order to aid automation, the outputs of all the voltage monitors are fed into
an on-board multiplexer. The board was powered through a benchtop power
supply. There are 3.3 V and (adjustable) 1.2-1.5 V power domains on the
board, corresponding to those on the test chip. They are supplied by off-chip
LDOs. The on-board decoupling capacitance was carefully chosen to provide
low impedance over a wide range of frequencies [19]. Sets of 100 pF (0402
packaging), 10 nF (0603 packaging), and 1 µF (0805 packaging) capacitors
were placed on the board.
Since the chip contains IOs intended for ESD testing, the board includes
traces out to the edge as shown in Figure 2.13. This is where the tip of the
ESD gun is placed for a contact discharge to a signal line. For ease of testing,
most control and data signals are routed through USB connectors (not using
the USB protocol) to a Raspberry Pi. The GPIO pins on the Pi were used
for communication with the board. Both clocks are generated on board by
crystal oscillators and are placed as close to the chip as possible to minimize
16
noise coupled to the clock line.
2.7 RTL Monitors
The RTL of the openMSP430 core was modified to include several status bits
[8]:
• Bit that alternates between 1 and 0 while the program counter (PC) is
incrementing
• Bit that flips from 0 to 1 if a PMEM address is out of bounds
• Bit that flips from 0 to 1 if a DMEM address is out of bounds
These status bits give an insight into soft failures that would normally
not be available in an ordinary microcontroller or CPU. If the MCU core
halts following an ESD event, monitor 1 helps diagnose the cause. Similar to
the voltage monitors, the RTL monitors can be read by the microcontroller’s
core as well as externally.
2.8 Experimental Test Bed
An IEC-61000-4-2 compliant ESD gun was discharged into ZAPIO1 and ZA-
PIO2 at precharge voltages ranging from -5 kV to +5 kV. These IOs have
no TVS protection. A minimum of 100 discharges to each ZAPIO for three
different test chips and at each precharge voltage were performed. All tests
were performed when the DUT was powered on. The DUT (test board’s
ground) is connected to the horizontal coupling plane via a 1 MΩ resistor.
To avoid variations in the discharge waveforms by physical handling of the
gun, it is instead mounted and locked in position relative to the test board.
This is achieved with the help of the previously developed test setup for air
discharges [20]. A simplified model of the IEC setup is shown in Figure 2.14;
this may be used for circuit simulation.
Soft errors have a low incidence rate [21] requiring automation of the test
setup to not only reduce test time but also reduce unintended variability
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between tests. As a lot of testing is required across multiple chips to vali-
date any hypothesis, a test setup with minimal user intervention is required.
Figure 2.15 shows an electrical block diagram of the system-level test setup.
The subsystem interactions are between:
• Raspberry Pi and the OpenMSP430 (test chip)
• Raspberry Pi and the PIC MCU (used earlier in the automated air
discharge setup [20])
The user interacts with the system through the Pi using either a wired
connection or through Wifi. USB magnetic connectors are used to make con-
nections (not following the USB protocol) between the test board and the
Pi. USB interface is used for communication between the Pi and the PIC
MCU.
Raspberry Pi and OpenMSP430 communication: The test board
contains crystal oscillators for generating the clock signals required by the
test chip, a multiplexer/demultiplexer for supply and RTL monitor readouts,
and external LDOs for generating the power supplies. All control signals used
during testing are generated by the Raspberry Pi. The Raspberry Pi also
communicates with the test chip’s debug interface via UART. The debug
unit allows the user to load programs and read the contents of registers and
memory at any point during the execution. During tests, the program on the
test chip is halted to provide consistent readouts. An example test procedure
is outlined in Figure 2.16. This test was developed to identify soft errors in
the test chip memory, which consists solely of SRAM. In the specific case of
the “memory test program,” it was necessary to ensure that the memory was
fully loaded (initialized) before the zap. In Figure 2.16 the acknowledgement
refers to a GPIO signal which will inform the Pi that the desired initial state
of the memory is reached, after which an ESD can be applied. The Pi would
then communicate to the test chip that it can begin execution of the rest of
the loaded program through another GPIO signal.
Raspberry Pi and PIC MCU communication: A previously devel-
oped automated air-discharge setup [20] was used to actuate the trigger of
the NoiseKen GT-30R ESD gun. The actuation of the gun is achieved by
engaging a solenoid by sending a command through the PIC MCU. In order
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Figure 2.14: The simulation setup for the IEC-61000-4-2 standard [22]
to protect the Pi from EM radiation and coupling through the wires, it is
housed in a Faraday cage. Ferrites are used on the wires running from the
test board to the Pi to reduce coupling as shown in Figure 2.17.
As described in Section 2.1 the core was synthesized along with a scan
chain for additional debugging. The scan chain is approximately 1500 bits
long and strings through GPRs, watchdog circuit, IRQ and the debug unit.
Some of these units were found to be perturbed to varying degrees by ESD
[8]. Another set of experiments were devised to study the impact of SRAM
elements subjected to ESD-induced supply noise. The next chapter presents
the voltage monitor readouts and corroborates them with soft errors seen in
the memory tests.
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Figure 2.15: An electrical block diagram outlining the communication
between various sub-systems for the system-level ESD setup
Figure 2.16: Procedure developed to identify soft errors
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Figure 2.17: A photograph of the automated experimental setup, showing
the Raspberry Pi in a semishielded box intended to emulate a Faraday
cage. The DUT is tethered to the horizontal coupling plane.
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CHAPTER 3
MEASUREMENT RESULTS
3.1 Supply Monitor Results
TLP pulses were used to characterize the voltage monitor test structures that
were described in Section 2.3. Overshoots and undershoots were generated
by superimposing positive and negative pulses on a DC bias. The current
pulses have a 200 ps rise-time and a 2 ns pulse width. A bias tee was used to
apply the DC bias and the pulses to the port labeled VDD(IO) in Figure 2.7.
In the full circuit, each voltage monitor’s output is digitized by an ADC. The
test structures do not include the ADC; instead, as shown in Figure 2.7, the
output stage is a source follower, which is augmented by an additional capac-
itance to emulate the loading of the flash ADC. The source follower’s transfer
characteristic is known. Therefore, by measuring the source follower’s out-
put, we determine the amplitude of the voltage monitor’s output signal for
a given under- or over-voltage excursion on the supply.
The data of the voltage monitors was collected from TLP measurements
of the stand-alone test structures. Table 3.1 and Table 3.2 summarize the
range of undershoot/overshoot between VDD(IO) and VSS(IO) and the cor-
responding flash ADC output codes. The monitor’s output code increases as
the magnitude of the supply overshoot or undershoot increases.
Following the calibration of the voltage monitor circuits, static discharges
from an ESD gun are applied to the points labeled ZAPIO1 and ZAPIO2
in Figure 2.13. After each discharge, the outputs of the under-voltage and
over-voltage monitors located in both monitor bank 0 and monitor bank 1
are read out. One hundred discharges to each ZAPIO for three different
test chips and each precharge voltage were performed [8]. The results are
provided in the Figures 3.1 and 3.2.
Discharges to ZAPIO2 resulted in larger outputs from the HV supply
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noise monitors in MB1 than did discharges to ZAPIO1, while discharges to
ZAPIO1 caused more noise to be observed by the HV monitors in MB0.
These results are attributed to a proximity effect: ZAPIO1 is significantly
closer to MB0 and ZAPIO2 is closer to MB1 [8]. However, the LV monitors
indicate that discharges to ZAPIO2 result in a more severe supply droop of
VDD at both monitor banks. Looking at Figure 2.2, one can observe that
for positive discharges when the current exits the test chip through the rail
clamps present in the VDD(IO) cells, it has to traverse a longer distance from
ZAPIO2 than ZAPIO1. This fact creates a larger area loop and higher Ldi
dt
noise. This is picked up by the voltage monitors, proving their usefulness in
predicting supply noise gradient across the IC. Given ZAPIO2’s proximity
to the VDD pin, magnetic coupling (mutual inductance) can also be a factor
in inducing voltage noise on the supply.
Overall, the supply voltage monitors report higher amplitude noise on
the chip power supply for positive discharges. The discharge route involved
for negative zaps is simpler and smaller. This polarity dependency is cor-
roborated by the measurement data and circuit simulations in [16], which
provides a detailed analysis of the phenomenon.
3.2 RTL Monitor Results
At high ESD precharge levels, it was repeatedly observed that the test MCU
enters a halted state in spite of heavy filtering on the global RST both on
board and on chip. The monitor that alternates between 1 and 0 to indicate
if the PC is incrementing may be useful in this case. This monitor observes
the MSB of the PC register and toggles based on its change. The programs
written here were too small to record such changes. The debugger unit
provides full access to both memory and registers including the PC, which
was primarily used to know if the program was halted or not. However in
the absence of such a unit this monitor can be used to reset/rerun the core
or the communication interface. There were no incidences of out-of-bounds
memory accesses for the case of +5 kV discharges to ZAPIO2 with a core
voltage of 1.2 V and running programs 1 and 2; this claim is based on the
fact that RTL monitors 2 and 3 did not flip during those trials.
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Table 3.1: HV monitor calibration results. A supply voltage monitor’s
output code increases as a function of the magnitude of the supply voltage
noise. The nominal value of VDD is 3.3 V. VMIN denotes the lowest value
of VDD (under-voltage) and VMAX denotes the highest value of VDD
(over-voltage). Calibration is performed using 2 ns (vf) TLP. Measurement
courtesy of Sandeep Vora.
HVUV
VMIN (V) ADC output code
2.64 <VMIN <3.30 00
1.56 <VMIN <2.64 01
0.48 <VMIN <1.56 10
VMIN <0.48 11
HVOV
VMIN (V) ADC output code
3.30 <VMIN <3.57 00
3.57 <VMIN <4.51 10
VMIN <4.51 11
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Figure 3.1: The response of voltage monitor circuits in MB0 and MB1 to
ESD applied to ZAPIO1. The mode values are listed; 100 discharges for
each precharge voltage were used to calculate that quantity. Vpre is the
ESD gun precharge voltage. Monitor output codes range from 0 to 3, with
larger values denoting a larger amplitude voltage disturbance.
Figure 3.2: The response of voltage monitor circuits in MB0 and MB1 to
ESD applied to ZAPIO2
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Table 3.2: LV monitor calibration results. Nominal VDD is 1.5 V.
Calibration used 2 ns (vf)TLP. Measurement courtesy of Sandeep Vora.
LVUV
VMIN (V) ADC output code
1.06 <VMIN <1.50 00
0.63 <VMIN <1.06 01
0.21 <VMIN <0.63 10
VMIN <0.21 11
LVOV
VMIN (V) ADC output code
1.50 <VMIN <2.06 00
2.06 <VMIN <2.15 10
2.15 <VMIN 11
3.3 Memory Tests
Simple programs were run during discharges into the ZAPIOs [8]. These
tests were designed to analyze the impact of ESD when logic, memory, and
IOs are utilized. After each discharge, the contents of the SRAM, GPRs, and
IOs were accordingly read via the UART debugger port by the Pi depending
on the nature of the program. The debug unit often became unresponsive
following discharges in roughly 50% of experiments performed at + 3 kV
and close to 100% of experiments performed at +4 kV and +5 kV. Negative
discharge at -3 kV, -4 kV and -5 kV also resulted in the unresponsiveness with
similar rates. The scan chain includes several of the “state” registers which
control the debug unit, and those registers were observed to be frequently
upset in the experiments reported in [8]. Those state registers determine
what control signals the debugger uses to communicate with the external
26
computer, and their corruption can disable communication with the debugger
port. Since the debugging port is used to retrieve data during these tests,
communication has to be re-established. The DBG EN signal allows for
resetting of this port while maintaining SRAM data integrity, a fact that the
programs were written to take advantage of. The debug register corruption in
the UART interface is a direct evidence of coupling of noise. When discharges
of +5 kV were applied to ZAPIO1 it affected the debug unit and thus halted
the CPU in roughly 70% of the cases, whereas the same discharges to ZAPIO2
affected the unit in almost 100% of the cases.
Three programs were developed to exercise different parts of the on-chip
elements and provide insight about ESD-induced soft failures:
• Program 1 sets every word of the DMEM to the value 0x1248. Af-
terwards, it infinitely loops to emulate a halted state during which a
discharge is performed.
• Program 2 sets all of the DMEM to the value 0x1248. Next, the pro-
gram repeatedly iterates through the DMEM, reading out one word at
a time into a temporary register and then writing it back to its orig-
inal location in DMEM. The discharge occurs during the read/write
operations.
• Program 3 sets each GPR to a distinct known value. Each register is
then used as a source and destination register for idempotent arithmetic
operations. The discharge occurs during the arithmetic operations.
Periodically, the contents of the registers are written into SRAM to
preserve the data against a potential reset.
A minimum of 100 discharges were performed per test case and ZAPIO on
each of three chips. As described in Section 2.8, to ensure that each program
has finished initializing before an ESD, the test chip and external computer
are synchronized.
Programs 1 and 2 can reveal bit flips in DMEM and PMEM. The debug
unit allows the user to read out the contents of the memory on a byte-by-byte
basis whenever required. Bit flips are identified by comparing these read-
outs with a baseline (pre-ESD) case. The occurrence of bit flips might differ
significantly depending on which program is running. If that occurs, it can
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Table 3.3: Summary of memory bit flip occurrences across three chips while
program 1 was running in the 1-trial reload configuration. +5 kV discharges
onto ZAPIO2 were performed with VDD at 1.2 V. Incidence indicates the
fraction of trials in which a particular number of bit flips occurs.
Total Number of bit flips per trial Incidence
1 0.12
2 0.07
3 0.31
4 0.01
5 0.01
6 0.33
be concluded that the SRAM has a different susceptibility to ESD-induced
data corruption when it is being accessed for read and write, relative to when
it is not being accessed. Each program was run in two test configurations. In
the 1-trial reload configuration, the program is reloaded before the start of
each experimental trial, thereby refreshing the PMEM. In the 10-trial reload
configuration, the program is reloaded after every tenth trial. In the 10-trial
reload test, if bit flips occur in PMEM, erroneous instructions potentially
may be executed in subsequent trials. Recall that the PMEM of the test
chip cannot be modified (written) during program execution; PMEM gets
written to only when the program is loaded.
No bit flips in SRAM (PMEM and DMEM) were observed when VDD was
1.5 V for discharge levels up to +/- 5 kV at either ZAPIO. In contrast, some
registers were seen to be flipped at a lower precharge level of +4 kV when the
scan chain was read out after a zap [8]. However, when VDD was reduced
to 1.2 V, bit flips were observed following +5 kV discharges to ZAPIO2. No
bit flips in memory were observed following +5 kV discharges to ZAPIO1.
This finding is consistent with the voltage monitor readings in Tables 3.1
and 3.2. As observed earlier, LVUV readings indicate that discharges at
ZAPIO2 cause more supply droop than those at ZAPIO1. Although they
are calibrated at VDD of 1.5 V, the results can be extrapolated to a 1.2 V.
Three chips were each subjected to 100 zaps at +5 kV while running
program 1 in the 1-trial reload case. Bit flips were identified by comparing
the memory contents with a baseline (pre-ESD) readout of the complete
memory space. Table 3.3 shows the incidence of bit flips in memory observed
for an aggregate of the data. Every trial is independent. As three different
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Figure 3.3: +5 kV discharges into ZAPIO2 with VDD = 1.2V; program 1
was running in the 10 trial reload configuration. The bit flips in PMEM are
retained until it is refreshed. The zaps were performed in increasing order
of trial number. The plot is obtained by zapping a single chip 100 times.
chips were tested, we have a total of 300 trials. Essentially, Incidence =
Total Number of bit flips per trial
300
. If we focus on the trials in which a single bit flip
occurred, i.e., the first row of Table 3.3, a comparison is sought between
single bit flips happening in the same location vs. those occurring at random
locations. Out of the 300 trials, there were 36 trials in which a single bit flip
occurred. Out of the 36 incidences, 34 were observed in the same location and
2 were in other locations. Hence, single bit flips occur in random locations at
a rate of 0.6% (2/300), and at consistent locations (weak cells) at a rate of
11.3% (34/300). Locations of each of the SRAM cells can be deduced from
the memory readout. In one chip, there is a word in the DMEM that gets
upset in each trial; more specifically, six SRAM cells in close proximity get
upset. This results in a 33% rate for 6 bit flips, when aggregated across three
chips, as shown in the table. Additionally the number of unique memory
addresses where bit flips occur is larger in PMEM.
Weak cells that consistently get upset by ESD noise are attributed to
process variations. For example, a mismatch between the transistors in a
SRAM cell will reduce its noise margin, making the cell more vulnerable to
supply variations. Weak cells may have a preferred state, either 0 or 1, due
to asymmetric noise margins. Recall that in the 10 trial reload configuration,
the PMEM is restored to its original state only once every 10 trials. Once
an SRAM cell gets disturbed due to noise, it may enter a preferred state
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Figure 3.4: DMEM count and PMEM count refer to the total number of bit
flips observed in DMEM and PMEM respectively in a separate chip. One
hundred +5 kV discharges were applied to ZAPIO2 at a core voltage of 1.2
V in the 10-trial reload configuration running program 1. The large number
of bit flips in DMEM vanishes after the PMEM is refreshed.
after which the probability of it switching in the opposite direction is low.
Therefore, it is expected that the number of PMEM bit flips observed per
trial in the 1-trial reload configuration will be greater than that observed in
the 10-trial reload. This conjecture is supported by the data shown in Figure
3.3; the erroneous bits are retained until the program memory is refreshed
again.
The incidence of bit flips in DMEM did not vary significantly based on
whether program 1 or program 2 was being executed. Additionally, despite
program 2 being more complex, bit flips in PMEM did not, in most cases,
interfere with its execution. In a small fraction of trials, bit flips in PMEM
caused program 2 to write erroneous data into the DMEM due to the execu-
tion of incorrect instructions. This was established by looking at a temporal
distribution of bit flips in both DMEM and PMEM. The many bit errors in
DMEM were cleared after the PMEM was refreshed as shown for one of the
chips in Figure 3.4. This particular chip is not included in the aggregate of
results shown in Table 3.3 as it had significantly more PMEM errors than
the other chips tested. It was considered as an outlier.
The SRAM cells are believed to be disturbed due to the undershoot in
VDD with respect to VSS that occurs at high positive precharge levels. This
may lead to a temporary loss of charge at the storage nodes of an SRAM cell.
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The cell may then flip its state after the power supply is restored depending
on the asymmetry of the cross-coupled inverters.
The down-bonded packaging scheme is as shown in Figure 3.5. All the
VSS and VSSIO pins are connected to a single plate. These packages showed
no incidence of bit flips in memory at +5 kV precharge level, 100 discharges
to each of ZAPIO1 and ZAPIO2 across two chips, core voltage of 1.2 V.
Both programs 1 and 2 were run for 100 zaps each. Flippers do not flip in
down-bonded packages until 4 kV positive discharges to ZAPIO2. This is in
contrast to non-down-bonded packaging where they are observed to flip at
ESD levels of +3 kV and higher. This is verified by performing about 100
discharges at precharge levels from +2 kV to + 4 kV in steps of 1 kV in
one chip. The data was not recorded at negative precharge levels. Voltage
monitor readings show no significant difference between the two packages at
+5 kV discharges to ZAPIO2 and at core VDD of 1.2 V. Further analysis is
suggested in this regard.
Clearly, the voltage disturbance observed in down-bonded chips is lower.
This is attributed to the common ground plate offering a low impedance.
The flipper data also indicate that such packaging does offer a higher degree
of tolerance to supply collapses.
No bit flips in memory were observed at +5 kV when TVS diodes (TP1058)
were added to the ZAPIOs on board. They were added very close to the board
edge. Voltage monitors also record lower readings for the given precharge
voltage, compared to Figures 3.2 and 3.1, indicating very little discharge
current enters the on-chip ESD protection network. For example, the LVUV
monitors only record “10” on MB1 for a +5 kV discharge to ZAPIO2 with
TVS diodes. Flippers were not observed to flip at discharge level of +5 kV at
ZAPIO2 with TVS protection. When such on-board protective components
are added, there is a smaller impedance path via the TVS diode through the
earth ground and back to the gun.
3.4 ALU Tests
Program 3 is designed to investigate whether ESD can corrupt arithmetic
operations. ESD might affect the source or destination registers, or the ALU
itself. The data are backed up to memory because it was observed earlier
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that the registers can be corrupted by ESD. The operands are stored in
the registers and the final result stored in a register was also copied to the
DMEM. Discharges of +5 kV were performed while program 3 was running.
There were observable bit flips in the registers that contain the output of the
ALU on three test chips denoted as A, B, and C. The results are summarized
in Table 3.4. However, those bit flips were not a result of the GPRs or the
ALU getting upset during operation. Instead, the PMEM was corrupted
and all incorrect values in the registers could be traced back to the bit flips
in PMEM. This conclusion was reached by looking at the flipped states of
the memory cells present in PMEM and the corresponding opcode for that
instruction. It generally turned out to be a bit clear instruction.
On test chips A and C, multiple instructions in PMEM are upset in every
single trial [8]. The addresses of those instructions are close to each other.
In all cases, only the most significant bit of the instruction flipped. The bit
flips for the most significant bits were observed to be bidirectional. The set
of instructions that get upset on chip C is a subset of those that get upset on
chip A. Test chip B did not demonstrate the same high frequency of bit flips
in PMEM, but it also shared a bit flip with chips A and C. These results
suggest that certain locations in the PMEM are most susceptible to ESD,
perhaps being close to a noise source.
3.5 Discussion
The locations of the ZAPIOs were carefully chosen to be on opposite sides
of the test chip. Incidences of bit flips in SRAM from zaps at ZAPIO1
were much lower than those from ZAPIO2. The voltage monitor readings
Table 3.4: 5 kV discharges onto ZAPIO2 with VDD = 1.2 V. The table
lists the percentage of trials in which bit flips occurred in PMEM and the
number of instructions that were corrupted in a given chip.
Test Chip
Percent of trials
with flips in PMEM
Number of instructions
with a bit flip in its MSB
A 100 8
B 1 1
C 100 3
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indicate that zaps at ZAPIO1 affect bank MB0 more severely than bank MB1.
Likewise, zaps at ZAPIO2 affect bank MB1 more severely than bank MB0.
This could be attributed to the proximity of each of these banks to their
respective ZAPIOs. However, as indicated by the LVUV monitor readings
from both the banks, zaps at ZAPIO2 tend to result in a larger supply droop
than zaps at ZAPIO1. This supports the conjecture that the discharge path
for discharges on ZAPIO1 is smaller in area.
One would expect both the PMEM and the DMEM to have similar error
susceptibility for discharges on ZAPIO2. Of the three chips studied here,
only one had a bit flip in the DMEM at a consistent location, as shown in
the bottom row of Table 3.3 (weak cell). All DMEM flips are accompanied
by PMEM flips. Across the three chips DMEM did seem to have flips in
random locations but it is not clear if it is caused by a flip in PMEM. This
observation requires further investigation.
The number of bit flips (due to both weak cells and random locations)
in PMEM is much larger than that in DMEM from looking at the locations
of bit flips in Table 3.3. As we know the address of each of the bits, we can
narrow down whether they occurred in DMEM or PMEM. PMEM owing to
its larger size presents with a lot more bit flips. The incidence ratio of bit
flips between PMEM and DMEM did not correspond to its size ratio of 4:1
but is roughly twice this ratio. To be more clear, if the noise and weak cells
are uniformly distributed, one would expect roughly 4x as many bit errors
in PMEM than in DMEM; instead it is observed here that the PMEM has
roughly 8 times the number of bit errors as DMEM. Noise local to the PMEM
floor plan could be one of the reasons for this observed difference.
As observed in the ALU tests, errors in the PMEM can lead to inadvertent
instructions being executed. This can prove fatal in critical systems.
Although TVS diodes tend to mitigate soft errors, their inclusion is gen-
erally undesirable. They not only add to the area but also add to the system
cost. Making a system pass ESD testing phase is a time-consuming process
of trial and error. This soft error detection study may lend some method-
ologies for testing. This is the first time the transient effect of ESD at a
full scale system level is studied. Robust fault injection models can now be
developed with the experimental data thus obtained. Initial attempts have
already been made [7] to develop models for this specific case.
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Figure 3.5: Down-bonding scheme
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CHAPTER 4
CONCLUSION
A semi-custom micro-controller has been presented with hardware and soft-
ware monitors to identify and detect soft errors. The voltage monitors can
provide useful insight to IO pad placement, which may have an impact on
the supply voltage gradients seen during an ESD discharge. The measured
data clearly shows bit flips in SRAM memory elements which correlate volt-
age reduction to 1.2 V were required for SRAM bit flips to become manifest.
This indicates that ICs have an increased susceptibility to ESD-induced soft
failures as the supply voltage is decreased. At the highest stress level, most
of the test chips had certain memory cells that upset consistently. These are
termed weak cells and are believed to be memory cells that have a reduced
noise margin due to process variations. The fraction of cells in the memory
array that are weak is estimated to be about 0.025% in this study [8]. If
not for the UART debug interface it would be very difficult to find when the
program execution is stalled. In such cases the RTL monitors are imperative
to detect soft failures. The test bed for system-level ESD and accompanying
codebase lay the foundation for future work in mitigation of soft errors.
4.1 Future Work
No research is ever complete. More complex programs can be run to test the
impact of discharges when there is greater interaction between various units
of the MCU. Fault modeling through injection, which has been one of the
goals of this study, can now be carried out with experimental data.
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